2. E. J. Marinissen, T. McLaurin, and H. Jiao. IEEE Std P1838:DfT Standard-under-development for 2.5D-, 3D-, and 5.5D-SICs.
Proceedings 2016 21st IEEE European Test Symposium(ETS). (2016), Amsterdam: p. 1–10
https://doi.org/10.1109/ETS.2016.7519330
[CROSSREF]
5. Y. Watanabe, M. Kato, T. Yahagi, H. Murayama, K. Yoshida, K. Sashida, K. Ikeda, K. Ikeda, and T. Take- mori, MEMS Rogowski Coil Current Sensor with TSV Structural Wiring,
Trans. Japan Inst. Electron. Packag. 24(1) (2021) 101–106.
https://doi.org/10.1541/ieejsmas.139.238
[CROSSREF]
8. M. Umemoto, K. Tanida, Y. Nemoto, M. Hoshino, K. Kojima, Y. Shirai, and K. Takahashi, High-performance vertical interconnection for high-density 3D chip stacking package,
2004 Proceedings. 54th Electronic Components and Technology Conference. (2014) (Las Vegas, Nv, USA) 616
https://doi.org/10.1109/ECTC.2004.1319402
[CROSSREF]
9. T. Ritzdorf, L. Graham, S. Jin, C. Mu, and D. Fraser, Self-Annealing of electrochemically deposited copper films in advanced interconnect applications,
Proceedings of the IEEE 1998 International Interconnect Technology Conference. (1998) (San Firancisco, United States), 166.
https://doi.org/10.1109/IITC.1998.704781
[CROSSREF]
10. S. J. Hong, K. S. Kim, N. Zhou, and J. P. Jung, Di- mensional Packaging Technology Using Via, J. Korean Weld. Join. Soc. 24(2) (2006) 137–141.
11. D. Witarsa, M. Soundarapandian, S. W. Yoon, V. Kripesh, T. K. Weng, R. Nagarajan, and O. K. N. Khan.
Through wafer copper via for silicon based SiP application, 2005 7th Electronic Packaging Technology Conference. (2005), Singapore: 7
https://doi.org/10.1109/EPTC.2005.1614358
[CROSSREF]
12. S. Tachi, K. Tsujimoto, and S. Okudaira, Low-temperature reactive ion etching and microwave plasma etching of silicon,
Appl. Phys. Lett. 52(8) (1988) 616–618.
https://doi.org/10.1063/1.99382
[CROSSREF]
13. K. A. Addae-Mensah, S. Retterer, S. R. Opalenik, D. Thomas, N. V. Lavrik, and J. P. Wikswo, Cryogenic Etching of Silicon. An Alternative Method for Fabrication of Vertical Microcantilever Master Molds,
J. Microelectromechanical Syst. 19(1) (2010) 64–74.
https://doi.org/10.1109/JMEMS.2009.2037440
[CROSSREF]
15. K. Matsuo, Silicon etching technique for fabrication high aspect ratio vertical structures using metal-assisted chemical etching (MacEtch), Toshiba Rev (in Japanese). 73(4) (2018) 56–57.
17. Article. Corporate Manufacturing Engineering Center TOSHIBA Corporation,
Trans. Japan Inst. Electron. Packag. (in Japanese). 23(6) (2020) 543
[CROSSREF]
19. M. H. Roh, A. Sharma, J. H. Lee, and J. P. Jung, Extrusion Suppression of TSV Filling Metal by Cu-W Electroplating for Three-Dimensional Microelectronic Packaging,
Metall. Mater.Trans. A. 46A(3) (2015) 2051–2062.
https://doi.org/10.1007/s11661-015-2801-z
[CROSSREF]
21. S. J. Hong, S. C. Hong, W. J. Kim, and J. P. Jung, Copper Filling to TSV(Through-Si-Via) and Simplification of Bumping Process, J. Microelectron. Packag. Soc. 17(3) (2010) 79–84.
23. B. H. Kim, H. C. Kim, K. J. Chun, J. H. Ki, and Y. S. Tak, Cantilevert-type microelectromechanical systems probe card with through-wafer interconnects for fine pitch and high-speed testing,
Japan. J. Appl. Phys. 43(6B) (2004) 3877
https://doi.org/10.1143/JJAP.43.3877
[CROSSREF]
25. L. Hofmann, R. Ecke, S. E. Schulz, and T. Gessner, Investigations regarding Through Silicon Via filling for 3D integration by Periodic Pulse Reverse plating with and without additives,
Microelectron. Eng. 88 (2011) 705–708.
https://doi.org/10.1016/j.mee.2010.06.040
[CROSSREF]
33. X. Zhang, J. K. Lin, S. Wickramanayaka, S. Zhang, R. Weerasekera, R. Dutta, K. F. Chang, K. Chui, H. Y. Li, D. S. W. Ho, L. Ding, G. Katti, S. Bhattacharya, and D. Kwong, Heterogeneous 2.5D Integration on Through Silicon Interposer,
Appl. Phys. Rev. 2 021308(2015) 1–58.
https://doi.org/10.1063/1.4921463
[CROSSREF]
34. N. Sekhar, R. Qin, and S. Wickramanayaka, Mitigation of thin wafer handling issues in TSV (Through Silicon Via) fabrication for advanced packaging applications,
2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA). (2016) Singapore: 301–304.
https://doi.org/10.1109/IPFA.2016.7564305
[CROSSREF]